


Compal confidential

Schematics Document

Mobile Penryn uFCPGA with Intel Cantiga_GM+ICH9-M core logic

2008-01-01

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Sheet	
				Size Custom	Document Number Montevina Blade UMA LA4101P
Date: Saturday, January 05, 2008		Sheet 1 of 46		Rev 0.3	




Voltage Rails

O MEANS ON X MEANS OFF

power plane State	+B	+5VALW +3VALW	+1.8V	+5VS +3VS +1.5VS +0.9V +VCCP +CPU_CORE +2.5VS +1.8VS
S0	O	O	O	O
S1	O	O	O	O
S3	O	O	O	X
S5 S4/AC	O	O	X	X
S5 S4/ Battery only	O	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

Symbol Note :



: means Digital Ground



: means Analog Ground

@ :	means just reserve , no build
45@ :	means need be mounted when 45 level assy or rework stage.
DEBUG@ :	means just reserve for debug.
BATT @ :	means need be mounted when 45 level assy or rework stage.
CONN@ :	means ME part
ESATA @ :	means just reserve for ESATA
GS @ :	means just reserve for G sensor
FP @ :	means just reserve for Finger Print
Multi @ :	means just reserve for Multi Bay
NewC@ :	means just reserve for New card
DOCK@ :	means just reserve for Docking
Main@ :	means just reserve for Main stream
OPP@ :	means just reserve for OPP
2MiniC@ :	means just reserve for 2nd Mini card slot

USB assignment:

USB-0	Right side
USB-1	Right side
USB-2	Left side(with ESATA)
USB-3	Dock
USB-4	Camera
USB-5	WLAN
USB-6	Bluetooth
USB-7	Finger Printer
USB-8	MiniCard(WWAN/TV)
USB-9	Express card
USB-10	X
USB-11	X

PCIe assignment:

PCIe-1	TV /WWAN/Robeson
PCIe-2	X
PCIe-3	WLAN
PCIe-4	GLAN (Realtek)
PCIe-5	Card reader
PCIe-6	New Card

SMBUS Control Table

	SOURCE	INVERTER	BATT	SERIAL EEPROM	Thermal Sensor	SODIMM	CLK CHIP	MINI CARD	LCD	Cap sensor board	NEW CARD	G sensor
SMB_EC_CK1 SMB_EC_DA1	KB926	X	V	V	X	X	X	X	X	V	X	X
SMB_EC_CK2 SMB_EC_DA2	KB926	X	X	X	V	X	X	X	X	X	X	X
SMB_CK_CLK1 SMB_CK_DAT1	ICH9	X	X	X	X	V	V	V	X	X	V	V
LCD_CLK LCD_DAT	Cantiga	X	X	X	X	X	X	X	V	X	X	X

43154432L01 : Main@/DEBUG@/DOCK@/NewC@/FP@/ESATA@/GS@/Multi@/2MiniC@
 43154432L02 : Main@/DEBUG@/DOCK@/NewC@/FP@/ESATA@/GS@/2MiniC@
 43154432L03 : Main@/DEBUG@/DOCK@/NewC@/FP@/2MiniC@
 43154432L04 : OPP@/DEBUG@
 43154432L05 : OPP@/DEBUG@

I2C / SMBUS ADDRESSING


DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 0 0
DDR SO-DIMM 1	A4	1 0 1 0 0 1 0 0
CLOCK GENERATOR (EXT.)	D2	1 1 0 1 0 0 1 0


43154432L01 : UMA GM PA FF (SI-1)
 43154432L02 : UMA GM PR FF (SI-1)
 43154432L03 : UMA GL PR FF-
 43154432L04 : UMA GM OPP (SI-1)
 43154432L05 : UMA GL OPP




Cantiga GM45 B0(QR32) : SA00001P930
 ICH9M A2 ES2 Base : SA00002AN10

DA600007100 --->Main
 DAZ03V00100 --->OPP

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List	
				Size	Document Number
				Customer	Montevina Blade UMA LA4101P
				Date	Saturday, January 05, 2008
				Sheet	3 of 46
				Rev	0.3










Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Penryn(1/3)-AGTL+ITP-XDP Title Size Document Number Rev			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Montevina Blade UMA LA4101P Date Saturday, Jan 05, 2008 Sheet 6 of 46			



Resistor placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal. COMP[0,2] trace width is 18 mils. COMP[1,3] trace width is 4 mils.








Mid Frequency Decoupling

Near CPU CORE regulator

ESR <= 1.5m ohm
Capacitor > 1980uF




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Montevina Blade UMA LA4101P
				Date	Saturday, January 05, 2008
				Sheet	8 of 46
				Rev	0.3





CANTIGA ES_FCBGA1329



DDR SYSTEM MEMORY A



CANTIGA ES_FCBGA1329



DDR SYSTEM MEMORY B





Strap Pin Table

CFG[2:0] FSB Freq select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG[4:3]	Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	0 = The iTPM Host Interface is enable 1 = The iTPM Host Interface is disable *
CFG7 (Intel Management Engine Crypto strap)	0 =(TLS)chiper suite with no confidentiality 1 =(TLS)chiper suite with confidentiality *
CFG8	Reserved
CFG9 (PCIe Graphics Lane Reversal)	0 = Reverse Lane,15>0, 14>1 1 = Normal Operation,Lane Number in order *
CFG10 (PCIe Lookback enable)	0 = Enable 1 = Disable *
CFG11	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation (Default) *
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disabled 1 = Enabled *
CFG[18:17]	Reserved
CFG19 (DMI Lane Reversal)	0 = Normal Operation (Lane number in Order) * 1 = Reverse Lane
CFG20 (PCIe/SDVO concurrent)	0 = Only PCIe or SDVO is operational. * 1 = PCIe/SDVO are operating simu.








Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2007/08/28	Deciphered Date		2006/03/10		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Cantiga(6/6)-PWR/GND						
		Size	Document Number					Rev
		Montevina Blade UMA LA4101P						
		Date	Saturday, January 05, 2008	Sheet	14	of	46	0.3

<10> DDR_A_DQS#[0..7]
 <10> DDR_A_D[0..63]
 <10> DDR_A_DM[0..7]
 <10> DDR_A_DQS[0..7]
 <10> DDR_A_MA[0..14]


Layout Note:
Place near JP3



Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9V







Layout Note:
Place these resistor closely JP3, all trace length Max=1.5"








SO-DIMM A

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDRII-SODIMM SLOT1		
				Size	Document Number	Rev
				Custom	Montevina Blade UMA LA4101P	0.3
Date:	Saturday, January 05, 2008	Sheet	15	of	46	




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDRII-SODIMM SLOT2		
				Size	Document Number	Rev
				Montevina Blade UMA LA4101P		
				Date:	Saturday, January 05, 2008	Sheet 16 of 46

FSC	FSB	FSA	CPU	SRC	PCI	REF	DOT_96	USB
CLKSEL2	CLKSEL1	CLKSEL0	MHz	MHz	MHz	MHz	MHz	MHz
0	0	0	266	100	33.3	14.318	96.0	48.0
0	0	1	133	100	33.3	14.318	96.0	48.0
0	1	0	200	100	33.3	14.318	96.0	48.0
0	1	1	166	100	33.3	14.318	96.0	48.0
1	0	0	333	100	33.3	14.318	96.0	48.0
1	0	1	100	100	33.3	14.318	96.0	48.0
1	1	0	400	100	33.3	14.318	96.0	48.0
1	1	1						
Reserved								




@C215	5P_0402_50V8C	2	1	CLK_48M_ICH
@C216	4.7P_0402_50V8C	2	1	CLK_14M_ICH
@C217	4.7P_0402_50V8C	2	1	CLK_PCI_ICH
@C218	4.7P_0402_50V8C	2	1	CLK_PCI_EC
@C219	5P_0402_50V8C	2	1	CLK_DEBUG_PORT_0

CRT Connector




CRT Termination/EMI Filter

11/07 Change CRT louting NB-->Docking-->CRT connector



Security Classification		Compal Secret Data		Compal Electronics, Inc.							
Issued Date		2007/08/28		Deciphered Date		2006/07/26		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT Connector							
				Size		Document Number				Rev	
						Montevina Blade UMA LA4101P				0.3	
		Date:		Saturday, January 05, 2008		Sheet		18 of 46			

LVDS CONN & USB Camera + Dig Mic



11/17 Delete LVDS B



11/07 Change R727 to 0805 size

0308 Install all cap for EMI request.


0831 EMI request

Must close JLVS1pin 24 + 26


11/09 EMI reserver







01/03 Change to 0.047u to meet T1 timing



USB Camera




Security Classification	Compal Secret Data			Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	LCD CONN.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Montevina Blade UMA LA4101P	
				Date:	Rev
				Saturday, January 05, 2008	0.3
				Sheet	19 of 46




A16 swap override Strap



PCI_GNT3# Low= A16 swap override Enble
High= Default *




Boot BIOS Strap

PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *







[illegible]

CD-ROM Connector

The diagram illustrates the wiring for a CD-ROM connector (JP5) and a decoupling circuit. The connector pins are connected as follows:

- Pin 13:** SATA_TXP4
- Pin 12:** SATA_TXM4
- Pin 11:** 0.01uF 0402 16V7K capacitor to GND
- Pin 10:** SATA_RXM4_C
- Pin 9:** SATA_RXM4_C
- Pin 8:** SATA_RXP4_C
- Pin 7:** 0.01uF 0402 16V7K capacitor to GND
- Pin 6:** DP
- Pin 5:** V5
- Pin 4:** V5
- Pin 3:** MD
- Pin 2:** GND
- Pin 1:** GND

The decoupling circuit, labeled "Near CONN side.", shows the connection of the SATA_TXP4 and SATA_TXM4 signals to the SATA_TXM4_C and SATA_RXP4_C signals. The circuit also includes a +5V supply and a 100uF 0805 10V4Z capacitor.

Decoupling Circuit Details:

- Capacitors:** C512 (0.10_0402_16V7K), C513 (1U_0603_10V4Z), C514 (100_0805_10V4Z), C515 (100_0805_10V4Z).
- Labels:** "Pleace caps. near ODD CONN." (Note: "Pleace" is misspelled as "Place").

Component List:

- SUYIN_127382FR013GX092R CONN@

Multi Bay

The diagram illustrates the Multi Bay connector and its internal circuitry. On the left, a connector labeled **JP12** is shown with pins 1 through 18. Pins 16, 15, 14, 13, 12, 11, 10, 9, and 18 are connected to +5VS. Pins 1, 2, 3, 4, 5, 6, 7, 8, and 17 are connected to GND. The connector is labeled **TYCO_2023087 CONN@**. The internal circuitry shows the following connections:

- SATA_TXP1** (pin 1) and **SATA_TXNI** (pin 2) are connected to **SATA_TXP1 <21>** and **SATA_TXNI <21>**.
- SATA_RXN1** (pin 3) and **SATA_RXP1** (pin 4) are connected to **SATA_RXN1 C** and **SATA_RXP1 C**.
- SATA_RXN1 C** (pin 5) and **SATA_RXP1 C** (pin 6) are connected to **SATA_RXN1 C <21>** and **SATA_RXP1 C <21>**.
- SATA_RXN1 C** (pin 7) and **SATA_RXP1 C** (pin 8) are connected to **SATA_RXN1 C <21>** and **SATA_RXP1 C <21>**.
- SATA_RXN1 C** (pin 9) and **SATA_RXP1 C** (pin 10) are connected to **SATA_RXN1 C <21>** and **SATA_RXP1 C <21>**.
- SATA_RXN1 C** (pin 11) and **SATA_RXP1 C** (pin 12) are connected to **SATA_RXN1 C <21>** and **SATA_RXP1 C <21>**.
- SATA_RXN1 C** (pin 13) and **SATA_RXP1 C** (pin 14) are connected to **SATA_RXN1 C <21>** and **SATA_RXP1 C <21>**.
- SATA_RXN1 C** (pin 15) and **SATA_RXP1 C** (pin 16) are connected to **SATA_RXN1 C <21>** and **SATA_RXP1 C <21>**.
- SATA_RXN1 C** (pin 17) and **SATA_RXP1 C** (pin 18) are connected to **SATA_RXN1 C <21>** and **SATA_RXP1 C <21>**.

On the right, a detailed view of the internal circuitry is shown, enclosed in a dashed box. It features four capacitors: **C297** (0.1uF 0402_16V4Z), **C298** (1uF 0603_10V4Z), **C299** (100uF 0805_10V4Z), and **C300** (100uF 0805_10V4Z). The capacitors are connected to the Multi Bay connector pins and the internal circuitry. A note indicates: **Placea caps. near Multi Bay CONN.**

ACCELEROMETER (ST)

VDDIO absolute man rating is VDD+0.1


Must be placed in the center of the system.

ACCELEROMETER (Bosch)










Security Classification	Compal Secret Data		
Issued Date	2007/08/28	Deciphered Date	2006/03/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title			
HDD & CDROM			
Size	Document Number		Rev
Custom	Montevina Blade UMA LA4101P		0.3
Date:	Saturday, January 05, 2008	Sheet	24 of 46

Place Close to Chip



LAN Conn.




10/09 update


Change the PCB Footprint from
Y_KDS_1BX25000CK1A_2P to
Y_6X25000017_2P

Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2007/06/30	RTL8102EL LAN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number Montevina Blade UMA LA4101P
Date	Saturday, January 05, 2008	Sheet	25 of 46	Rev	0.3

Mini Card 0--TV tuner/WWAN/Robson SIM card Connector




Mini Card 2---WLAN




New Card

Express Card Power Switch




internal pull high to 3.3Vaux-in
 EC need setting at Hi-Z & output Low

Close to JEXP




Near to Express Card slot.



01/03 New card PTH connector GND


Security Classification	Compal Secret Data			Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	WLAN, WWAN, New Card	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Montevina Blade UMA LA4101P	
				Date	Rev
				Saturday, January 05, 2008	0.3
				Sheet	26 of 46

(4.75V(4.56~4.94V))
300mA



SENSE A		SENSE B	
Port	Resistor	Port	Resistor
A	39.2K	E	39.2K
B	20K	F	20K
C	10K	G	10K
D	5.11K	H	5.11K

Security Classification	Compal Secret Data					
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Codec_IDT9271B7		
				Size	Document Number	Rev
				Custom	Montevina Blade UMA LA4101P	0.3
				Date:	Saturday, January 05, 2008	Sheet 28 of 46



GAIN0	GAIN1	Av(inv)
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

11/17 Change to 15.6 dB

SPEAKER

11/07 Change JP60 PCB Footprint from ACES_85204-04001_4P to ACES_88231-04001_4P

Audio/B & CIR

HP OUT For Docking


INTMIC IN

MDC 1.5 Conn.


MDC Standoff

Security Classification	Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	AMP & Audio Jack
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number Rev Custom
				Montevina Blade UMA LA4101P 0.3
				Date: Saturday, January 05, 2008 Sheet 29 of 46


Left side USB Connector




Left side ESATA/USB combination Connector



Finger printer




USB cable connector for Right side



BT Connector

Need change to New version



01/03 Change BT power to +3VS

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Title USB, BT, eSATA		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.3
				Montevina Blade UMA LA4101P		
				Date:	Saturday, January 05, 2008	Sheet 30 of 46


SPI FSEL# @ R230 1 2 C307 1 15P_0402_50V8J

SPI CLK R @ R231 1 2 C308 1 15P_0402_50V8J

SPI FWR# @ R232 1 2 C309 1 15P_0402_50V8J


11/16 Change TO +3VALW

The schematic shows the AT24C16AN-10SI-2.7_S08 I2C EEPROM (U28) connected to a +3VALW supply and a +3VALV supply. The chip's VCC (pin 8) is connected to +3VALW, WP (pin 7) to GND, and A0 (pin 1), A1 (pin 2), and A2 (pin 3) to +3VALV. The SCL (pin 6) and SDA (pin 5) lines are connected to the I2C bus, with SCL also having a 100k pull-up resistor (R552). A 0.1uF capacitor (C711) is connected between the SCL line and GND. The chip is labeled U28.




01/03 Change HDCP ROM to +3VS

Change from +3VL to +3VS. 6/9
Removed +3VS. 6/13



11/07 Add 0 Ohm for debug port

Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Title BIOS ROM			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number Montevina Blade UMA LA4101P		Rev 0.3
				Date:	Saturday, January 05, 2008		Sheet 31 of 46



Security Classification		Compal Secret Data		Compal Electronics, Inc. EC KB926/KB Conn.	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev 0.3
				Document Number Montevina Blade UMLA LA4101P	
Date:	Saturday, January 05, 2008	Sheet	32	of	46


System LED

Cap lock

Battery Charge LED

HDD LED

System Power LED



Capacitor Sensor Conn

The diagram illustrates the capacitor sensor connection. It features several resistors (R151, R169, R729, R56, R149, R730, R1101, R51, R53) and two capacitors (C310, C313) highlighted in green boxes. The circuit is connected to power rails (+5V_S_LED, +3V_L, +5V_ALW_LED) and a connector JP59. Labels include 'ENE', 'Cypress', and '01/03 EMI request'.

ON/OFF Button Connector

The diagram illustrates the wiring for an ON/OFF Button Connector. The connector, labeled JP10, has four pins. The microcontroller header, labeled ACES_852011-04051, has six pins: 1, 2, 3, 4, G1, and G2. The connections are as follows:

- Pin 1 of JP10 is connected to Pin 1 of the microcontroller header.
- Pin 2 of JP10 is connected to Pin 2 of the microcontroller header.
- Pin 3 of JP10 is connected to Pin 3 of the microcontroller header.
- Pin 4 of JP10 is connected to Pin 4 of the microcontroller header.
- Pin 5 of the microcontroller header is connected to Pin 5 of the microcontroller header.
- Pin 6 of the microcontroller header is connected to Pin 6 of the microcontroller header.

The microcontroller header is also connected to a +5VSW_Led pin and a GND pin.

Keyboard backlight Conn

Keyboard backlight reserve a 0805 size resistor

Mini card LED

The schematic diagram illustrates the Mini card LED circuit. It features a +3VS power supply connected to a 10K resistor R193. The circuit includes three LEDs: WL_LED#, WL_BLUE_LED#, and WL_LED. The LEDs are driven by transistors Q14, Q20, and Q11A/Q11B. The circuit is powered by a +3VS supply and includes a 10K resistor R193. The LEDs are connected to the transistors through resistors R716 and R717. The circuit is labeled with component values and pin numbers.


11/20 Reserve WW_LED function

Lid Switch Connector



Security Classification		Compal Secret Data		Compal Electronics, Inc.							
Issued Date		2007/08/28	Deciphered Date		2006/07/26	Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						KBD, ON/OFF, SW, CIR					
						Size	Document Number				Rev
						Montevina Blade UMA LA4101P					0.3
Date:		Saturday, January 05, 2008		Sheet	33	of 46					

Atlas/ Saturn Dock

DOCK_PWR_ON Spec
0V = Notebook S4/S5, Dock off
2.5V = Notebook S3, Dock on
4V = Notebook S0, Dock on




<18> RED
 <18> GREEN
 <18> BLUE
 <18> D_DDCDATA
 <18> D_DDCCLK
 <18> D_HSYNC
 <18> D_VSYNC
 <22> USB20_N3
 <22> USB20_P3





Dock PRESENT

11/12 Change to +3VL




MIC_Dock



Need 600 Ohm 500 mA




12/18 Correct GND
 11/07 Delete TVout function from Docking



11/17 Reserve




11/17 Recommend




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title	DOCK CONN.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Montevina Blade UMA LA4101P
				Date:	Saturday, January 05, 2008
				Sheet	34 of 46
				Rev	0.3


+5VALW to +5VS Transfer




+3VALW to +3VS Transfer




DIM LED





+1.8V to +1.8VS Transfer





11/07 BOM Delete +1.8VS for Cardreader internal LDO




Discharge circuit




Security Classification		Compal Secret Data		Compal Electronics, Inc.							
Issued Date		2007/08/28	Deciphered Date		2006/07/26	Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						DC/DC Interface					
						Size	Document Number				Rev
						Montevina Blade UMA LA4101P					0.3
						Date:	Saturday, January 05, 2008		Sheet	36 of 46	






Security Classification		Compal Secret Data		Title	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Charger	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Montevina Blade UMA LA4101P	
				Date	Rev
				Saturday, January 05, 2008	0.3
				Sheet	38 of 46



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	
				0.3	
				Date:	Saturday, January 05, 2008
				Sheet	41 of 46





Item	Fixed Issue (Reason for change)	PAGE	Modify List	Date	Phase
1	Transation Fail	08	C41、C42、C43、C44 Change ESR=7m ohm	11/21	SI-1
2	Disable TV out function from Docking	11、34	R61、R62、R63 change to 75 Ohm、TV_DCONSEL_0、TV_DCONSEL_1 connect to GND	11/07	SI-1
3	Update Connetor Library		CRT(JCRT1)、HDMI(JHDMI1)、ESATA(JP53)、Finger print(JJP24)、FAN(JP2)、Speaker(JP60)、Multi bay(JP12)、Dual LED(D53、D12)	11/17	SI-1
4	Delete LVDS B channel	11、19	Schematic Delete	11/17	SI-1
5	USB camera Footprint error	19	Change U42 to G916-390T1UF SOT23, it adjustable mode, R1091=215K、R1093=100K	11/07	SI-1
6	Reserve Card reader D3E function	22、27	GPIO6= CR_CPPE#、GPIO22=CR_WAKE#	11/17	SI-1
7	Swap PCIE LAN and New card	22	Swap PCIE4 and PICE6	11/17	SI-1
8	Add HDCP ROM for ICH9M	22、31	Add HDCP ROM for ICH9M	11/17	SI-1
9	Change G sensor control from SB、LED drive by +5VS	22、33	Change G sensor control from SB	11/17	SI-1
10	Avoid Battery mode can't boot issue	22、39	Add +3VALW GD to EC_RSMRST# to fix Battery mode can't boot issue	11/17	SI-1
11	Add G sensor ST and Bosch	24	Add G sensor ST and Bosch	11/17	SI-1
12	Change LAN solution (Marvell to Realtek)	25	Change LAN solution (Marvell to Realtek)	11/17	SI-1
13	LAN can't work	25	U46 Change to correct transformer type	11/17	SI-1
14	Cardreader schematic review and update, add D3E function	27	R709-->10K、R402-->8.2K、R704-->Stuff、R705-->@、U37-->@、Cardreader LED-->+5VS、add D3E function	11/17	SI-1
15	Jack can't detect normal	28	R1059 change from 39.2 to 39.2K	11/17	SI-1
16	Speaker work un normal	28	Add and Stuff C1362、R1065、R596	11/17	SI-1
17	HP audio team recommend	28、29	C285-C292、C1352、C1354 change to 0.022U、Amp output setup to 15.6 dB、Reserve C305、C306 for GNDA and GND	11/17	SI-1
18	Audio jack can't detect normal	29	Add Pull up resistor R401 to +3VALW	11/17	SI-1
19	Docking HP audio test fail	29	Add C295□BC296 to avoid DC level, and add R409、R410 to reduce HP out level	11/17	SI-1
20	Leakage problem	32	Correct direction prectect leakage	11/07	SI-1
21	EC pin define update	32	Delete EC_PME#、SYSON PU、SUSP# PU、LID_SW# change to +3VALW、Delete CLKRUN#、R582->@ for C0 chip、CIR PU+5VL、add 100P to BATT_OVP(EC recommend)	11/07	SI-1
22	Can't Hibernation(SLP_S4#)	32	Connect SLP_S4# to SB	11/17	SI-1
23	EC can't receive docking present	34	CONA# change +3VL	11/12	SI-1
24	HDMI can't detect	35	DDC_EN must enable、TMDS_B_HPDP# inverse	11/07	SI-1
25	LVDS power on timing	19	C238 change to 0.047u to meet TI timing	01/03	SI-2
26	Prevent WWAN nosie	21	Add 12p on HDA_SDOUT and HDA_SDOUT	01/03	SI-2
27	Power leakage	21、31	Change HDCP ROM to +3VS power plane	01/03	SI-2
28	Prevent WLAN leakage	26	Add Diode prevent WLAN leakage	01/03	SI-2

Item	Fixed Issue (Reason for change)	PAGE	Modify List	Date	Phase
29	New card PTH connector GND	26	New card PTH connector GND	01/03	SI-2
30	Change Cardreader LED control	27	Change Cardreader LED control	01/03	SI-2
31	Change SPDIF to SPDIF1	28	Change to SPDIF1	01/03	SI-2
32	Shut down pop noise	29	Change C293 to 1U	01/03	SI-2
33	Change BT power to +3VS	30	Change BT power to +3VS	01/03	SI-2
34	EMI Request	31	SPI_FSEL#、SPI_CLK_R、SPI_FWR# reserver RC	01/03	SI-2
35	Reserver 0 ohm co lay with common choke	35	Reserver 0 ohm co lay with common choke	01/03	SI-2
36	Sparate+5VS and +3VS power timing	36	Sparate+5VS and +3VS power timing	01/03	SI-2
37	Keyboard backlight reserve a 0805 size resistor	33	Keyboard backlight reserve a 0805 size resistor	01/03	SI-2
38	Change Lid switch connector type	33	Change Lid switch connector type	01/03	SI-2
39					
40					
41					
42					
43					
44					
45					
46					
47					
48					
49					
50					
51					
52					
53					
54					
55					
56					

Version Change List (P. I. R, List) for Power Circuit

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	37	DC Connector /CPU_OTP	11/06	Compal	Add PD4 & PC12	Add PD4 & PC12	
2	39	3.3VALWP/5VALWP	11/06	Compal	for Layout	Change PQ301 cancel PQ303	
3	38	Charger	11/06	Compal	EMI solution	Add pc128	
4	43	+CPU_CORE	11/06	Compal	EMI solution	Add PC240	
5	39	3.3VALWP/5VALWP	11/14	Compal	for Layout	Change PL303 and PC310	
6	38	Charger	12/31	Compal	EMI solution	Add PC129, PC130, PC131, PC132, PC133	
7	43	+CPU_CORE	12/31	Compal	EMI solution	Add PC242	
8	39	3.3VALWP/5VALWP	12/31	Compal	PWR request	Add PU302, control signal changed to AC0FF	
9							
10							
11							
12							
13							
14							